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1. Introduction 
Fault tolerant systems are called systems capable of performing certain tasks despite of 
some unfitness (Kulesza et al., 1999; Kulesza, 2000; Chudzikiewicz, 2002; Chudzikiewicz & 
Zielinski, 2010). One of the conditions to be met by the structure used in fault tolerant 
systems is redundancy of the system components, namely use of redundant structures (see 
definition 2). Example of a structure, which ensures adequate number of communication 
lines is a binary n-dimensional hypercube nH  structure (see definition 1). Structures of this 
type have large reliability (Kulesza, 2000, 2003) and large diagnostic deepness in the sense of 
network coherence (Kulesza, 2000; Chudzikiewicz, 2002). The hypercube structures find 
wide application in data processing systems, especially for building fault tolerant systems, 
because such structures have natural features of redundancy. 
Interconnection networks with the hypercube logical structure possess already numerous 
applications in critical systems and still they are the field of interest of many theoretical 
studies. In this kind of network the faulty processor may be replaced with a spare fault free 
processor (e.g. after network reconfiguration) or may be eliminated from the network  and the 
new (degraded) network continues to operate, provided that it meets certain requirements. 
The last kind of such network is called a soft degradation network. A system’s dependability is 
maintained by ensuring that it can discriminate between faulty and fault-free processors. The 
process of identifying faulty processors is called diagnosis of the processors’ network. 
We assume, that processors that are determined as faulty could not be repaired or replaced 
with spare equipment. The elimination of the faulty processor from the network induces (in 
the general case) the structure of several components of consistency. If the obtained 
(reduced) logical structure of the network is not the working structure, then the network 
loses its ability to operate (this network state will be determined as the network failure). 
Correct diagnosis is another condition to tolerate failures in such systems. The quality of this 
diagnosis is critical to restore the suitability of the system by replacing the failure units, or 
isolation of such elements (soft system degradation) and perform reconfiguration tasks (Wang, 
1999; Kulesza, 2000; Chudzikiewicz & Murawski, 2006; Zielinski et al., 2010). This requires the 
use of most effective diagnosis methods (Chudzikiewicz & Zielinski, 2003; Zielinski, 2006). In 
the case of distributed processing systems, a methods which uses the results of mutual testing 
of the system elements may be used (Kulesza & Zieliński 2010; Zielinski et al., 2011). 
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Both, from the viewpoint of functional tasks for which the system was built as well as the 
implementation of a system diagnosis it is important to ensure an effective mechanism for 
communication between system components (Chudzikiewicz & Zielinski, 2010; Kulesza et 
al., 1999). 
In multiprocessor systems, effective communication between processors is one of the critical 
elements of data processing. Processors in multiprocessor systems communicate with each 
other by sending messages. The problem of data transfer in hypercube systems has been 
widely analyzed in the literature. Among other things, Gordon and Stout present the 
method called by them "sidetracking" (Gordon & Stout, 1988). This method assumes that 
each node stores information about the reliability state of their neighbors. Information from 
a given node is sent by a random path which is adjacent to a faulty free node. In the case of 
no path adjacent to the faulty free nodes,   information is blocked and sent back to the node 
from which it was originally sent. A disadvantage of this method is little probability to 
submit information for a specified number of unfit nodes and large time delay. Another 
method proposed by Chen is called "backtracking" (Chen & Shin, 1990). This method 
assumes that the information on subsequent nodes, which mediated in data transmission is 
stored in the transmitted data. In the case that  the data reaches the node that is adjacent to 
the unfit nodes, the information is used to send data back to the earlier node. Disadvantage 
of this solution is that the redundant information is moved in transmitted data and large 
time delays. Both methods - "sidetracking" and "backtracking" may lead to situation where 
the same intermediate nodes will be used to send data from different system components 
that communicate with  each other (pairs of nodes). This may cause significant overload of 
individual links, while others will have unused resources. Moreover, individual data 
packets can be sent over different paths and reach out customers in a different (not always 
consistent with the assumed) sequence. This is especially inadvisable in the case of the need 
to ensure the efficiency of communication e.g. video conference realization. 
This chapter presents the method of the data transmission paths reconfiguration in 
a hypercube-type processor network. The method is based on the determining strongly and 
mutually independent simple chains (see definition 4) between communicating pairs of 
nodes, which are called – I/O ports1. The method assumes that each node stored 
information about the reliability state of the system. The implementation problem of the 
presented method in embedded systems has also been raised. Mechanisms based on 
operating systems of Windows CE class are also presented, which will facilitate the 
implementation of the developed method. 
2. Basic definitions 
Let nZ  indicate the set of n-dimensional binary vectors. 
Let us determine: 
),},,,{(}))},{()(())()((:{),...,( nixszxsszxsZzss iiiiii
n  1101021  
                                                 
1 I/O port is a node representing an element in a real system which can communicate with external 
networks. 
www.intechopen.com
 
Determining a Non-Collision Data Transfer Paths in Hypercube Processors Network 
 
21 
where: 
x indicates the indefinite value (0 or 1),  
( )Z s  – is a set of 0-dimensional cubes (vector set 1( ,..., )nz z z  ( {0, 1}, 1 )iz i n    of cube 
( ))ns s S . 
Definition 1 
An n-dimensional binary hypercube is the ordinary graph ( , ,G G E G   
1| | 2 ,| | 2 )n nE U n     with 2n  nodes, each of which is described with an adequate binary 
vector 1( ( ,..., ), {0, 1}, 1 , , | | 2 )
n n n
n iz z z z z i n z Z Z       and 12nn   edges 
connecting these nodes, which vectors that describe them are distant by 1 according to the 
Hamming measure. 
Hereinafter the a nodes graph nH  will represent real processors, and its edges the data 
transmission paths between processors, which are adjacent to a specific edge. 
The Hamming distance between two binary vectors ( )ib   and ( )ib  , which are the poles of 
the chain i , complies with the dependency: 
{1,..., }
( ( ), ( )) ( ( ) ( ) )i i i k i k
k n
b b b b    

      
where: 
( )i kb   – the k-th element of the binary vector ( )ib  , 
  –modulo 2 sum. 
Definition 2 
Redundant network logical structure is a structure whose graph ( , )G G E U   meets the 
condition: | | | |U E . 
Definition 3 
A chain   with a length (0 2 )nk k   in nH   is called a coherent subgraph of the nH  
graph if it includes 1k   nodes from which only two are of the first degree. 
The node of the first degree chain is called the pole of this chain. 
Let ( )Z   and ( ) ( ( ) ( ))B B Z    indicate the set of nodes and the poles of the   chain 
respectively. 
The chain   will be presented both in the form of a subgraph ( ) nZ H   as well as in the 
form of a set ( )S   of 1( )ns s S  1-dimensional subcubes such that: 
[ ( )] [ , ( ) : ]s S z z Z z z s          . 
Definition 4 
It is said that chains    and    in nH  are strongly and mutually independent, if 
 )()(  ZZ . 
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An example of hypercube structure 4H  is shown in Figure 1. This structure is characterized 
by 4 4 1| | 2 16,| | 4 2 32E U      . In parentheses in Figure 1 the binary label values 
assigned to individual nodes are given. The set nZ  of nodes is of the form as below:  
{0000, 0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111}nZ    
 
 
 
 
Fig. 1. An example of the 4H  structure. 
Damage to the processor in the system described by the nH  graph and a lack of 
interchangeability causes the creation of a working structure, which is a partial subgraph of 
the graph nH . An example of this type of structure is the structure shown in Figure 2, 
which is a partial subgraph of the graph 4H  shown in  Figure 1. The processors labeled 
0111 and 1000 are damaged. 
3. The method of determining non-collision paths in a cube-type structure 
The method of determining non-collision paths in hypercube structures is based on 
determination of simple chains between the nodes representing processors, which want to 
communicate with each other. An example of such a structure is shown in Figure 3. 
Suppose that in the present structure the nodes from the E  set (nodes: 0000, 0010, 0100) and 
E   set  (nodes: 0011, 1011, 1110) ))(),((  EEEEE  represent processors, which 
are connected to I/O ports. Sending data from the processor represented by a node from the 
E  set to the processor represented by a node from the E   set, requires a mediation of 
processors represented by nodes from the E   set ))(\( EEEE  . 
Let us accept the following assumptions: 
 minimum cost to send data – interpreted as the minimum number of elements in the 
transmission of intermediary data; 
 possibility of implementing parallel data transfer between several pairs of processors – 
each pair communicates through independent pathways. 
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Fig. 2. An example of a partial subgraph of the structure shown in Figure 1. 
 
 
Fig. 3. An example of the 4H  structure with indicated I/O ports. 
Determining connections between the nodes )( Eee   and )( Eee   means 
determination of the shortest chain (see definition 3) between these nodes. Implementation 
of parallel transmission between nodes from the set E  and the nodes from the set E   
requires calculation of strongly and mutually independent chains between specific nodes. 
The final result of the method is to determine all paths between elements, which at the given 
moment intend to exchange data in such a way so that they do not interfere with other 
transmissions. 
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The proposed method is implemented in two phases. In the first phase, all possible 
simple chains between nodes that want to implement data exchange are determined. 
Determined for a specific pair of nodes, simple chains can’t contain other nodes that are 
I/O ports. 
In the second phase, from the set of simple chains, strongly and mutually independent 
chains are determined for pairs of nodes that communicate with each other. The method to 
determine the simple chain uses the algorithm based on the adjacency binary matrix. The 
algorithm determining data transmission paths between node pairs is given below and the 
adjacency binary matrix for the structure from Figure 3 is shown in Figure 4. 
Let us denote: 
),( zzŁ   - a set of chains connecting nodes z  and z  , 
)( jZ  - a set of nodes that create chain j , 
)( jB   - a set of poles of chain j , 
W  – a set of pairs of poles among, which simple chains   
))}()(),((),(:))(),({( BezezEeeezezW  will be determined; 
P  – a set of strongly and mutually independent chains connecting communicating pairs of 
nodes. 
Step 1. Select an unselected node as initial pole z  from the set W  with the smallest label. 
As the end pole, select the node z  , so that: Wzz  ),( . 
Step 2. Determine the set ),( zzŁ   of chains connecting nodes z  and z  , so that: 
}))(\)((:{),(  WBZzzŁ  . 
If the set of chains is determined for all pairs of the set W  go to step 3, otherwise 
go to step 1. 
Step 3. Take the chain   from the chain set ),( zzŁ   for Wzz  ),( . \),(),( zzŁzzŁ  . 
Step 4. Step 4Add the selected chain to set P , if: 
|})|,...,{,))()(())()((( PiPZZBB iii 1  . 
If the condition is met go to step 5. 
If the condition is not met and  ),( zzŁ  go to step 3. 
If the condition is not met and  ),( zzŁ  go to step 5. 
Step 5. If |||| WP   the set of chains for all pairs Wzz  ),(  is determined. Go to step 6. 
If |||| WP   determine the next pair Wzz  ),( . Go to step 3. 
Step 6. The end of the algorithm. 
On the adjacency matrix from Figure 4 colors mark rows and columns corresponding to the 
I/O ports. 
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0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
0000     0  1 1 1 1    
0001     1 1 1 1 1    
0010     2 1 1 1 1    
0011     3  1 1 1 1    
0100     4 1 1 1 1    
0101     5  1 1 1 1   
0110     6  1 1 1  1  
0111     7  1 1 1   1 
1000     8 1 1 1 1    
1001     9  1 1 1 1   
1010   10  1 1 1  1  
1011   11  1 1 1   1 
1100   12  1 1 1 1  
1101   13  1 1 1   1 
1110   14  1 1 1   1 
1111   15  1 1 1 1  
Fig. 4. Adjacency matrix for the structure shown in Figure 3. 
For illustration of the algorithm let us trace designation of a simple chain between nodes: 
0100 and 1011. In the first step the algorithm has appointed the node 0101 moving along the 
4-th column to 5 row of this matrix. This is shown in Figure 5. 
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0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
0000     0     
0001     1      1    1       
0010     2                 
0011     3     
0100     4      1 1      1    
0101     5  1   1   1      1   
0110     6  1 1    
0111     7      1 1         1 
1000     8          1 1  1    
1001     9  1       1   1  1   
1010   10  1 1    
1011   11         1 1     1 
1100   12     1    1     1   
1101   13  1 1 1   1 
1110   14                 
1111   15        1    1  1   
Fig. 5. Illustration of the first step of the algorithm. The matrix does not contain others I/O 
ports. 
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In the second step the algorithm has appointed 0001 node moving along the 5th row of the 
matrix. This is shown in Figure 6. 
The algorithm in the next steps, alternating moving along columns and rows has appointed 
simple chain linking nodes: 0100 and 1011. This is shown in Figure 7. 
The algorithm in six steps, has appointed the single simple chain linking nodes: : 0100 and 
1011 the following form: {0100, 0101, 0001, 1001, 1000, 1010, 1011}. 
For the structure from Figure 3 the algorithm determined sets of simple chains ),( zzŁ  as 
shown in Table 1. 
In the second phase of the method from the set of a simple chains, as shown in Table 1, for 
each pair of I/O ports, will be chosen the shortest simple chains allowing for the 
implementation of collision-free data transfer, as shown in Figure 8. 
Let us consider the case when nodes: 0111 and 1000 are damaged. According to the 
presented method the new configuration will be determined by choosing from the set 
shown in Table 1 simple chains, which do not contain damaged nodes. The algorithm 
assigned new sets of simple chains ),( zzŁ   shown in Table 2. Figure 9 shows the network 
configuration rejecting the unfit nodes: 0111 and 1000 and allows implementation of the 
collision-free data transfer. 
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0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
0000     0                 
0001     1      1    1       
0010     2                 
0011     3                 
0100     4      1 1      1    
0101     5  1   1   1      1   
0110     6     1   1         
0111     7      1 1         1 
1000     8          1 1  1    
1001     9  1       1   1  1   
1010   10         1   1     
1011   11          1 1     1 
1100   12     1    1     1   
1101   13      1    1   1   1 
1110   14                 
1111   15        1    1  1   
 
Fig. 6. Illustration of the second step of the algorithm. 
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0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
0000     0                 
0001     1      1    1       
0010     2                 
0011     3                 
0100     4      1 1      1    
0101     5  1   1   1      1   
0110     6     1   1         
0111     7      1 1         1 
1000     8          1 1  1    
1001     9  1       1   1  1   
1010   10         1   1     
1011   11          1 1     1 
1100   12     1    1     1   
1101   13      1    1   1   1 
1110   14                 
1111   15        1    1  1   
Fig. 7. Illustrate appointed by the algorithm the single simple chain between nodes: 0100 
and 1011. 
),( 00110000Ł  ),( 11100010Ł  ),( 10110100Ł  
0 ; 1 ; 3 
0 ; 1 ; 5 ; 7 ; 3 
0 ; 1 ; 5 ; 13 ; 15 ; 7 ; 3 
0 ; 1 ; 9 ; 8 ; 12 ; 13 ; 5 ; 7 ; 3 
0 ; 1 ; 9 ; 8 ; 12 ; 13 ; 15 ; 7 ; 3 
0 ; 1 ; 9 ; 13 ; 5 ; 7 ; 3 
0 ; 1 ; 9 ; 13 ; 15 ; 7 ; 3 
0 ; 8 ; 9 ; 1 ; 3 
0 ; 8 ; 9 ; 1 ; 5 ; 7 ; 3 
0 ; 8 ; 9 ; 1 ; 5 ; 13 ; 15 ; 7 ; 3 
0 ; 8 ; 9 ; 13 ; 5 ; 1 ; 3 
0 ; 8 ; 9 ; 13 ; 5 ; 7 ; 3 
0 ; 8 ; 9 ; 13 ; 15 ; 7 ; 3 
0 ; 8 ; 9 ; 13 ; 15 ; 7 ; 5 ; 1 ; 3 
0 ; 8 ; 12 ; 13 ; 5 ; 1 ; 3 
0 ; 8 ; 12 ; 13 ; 5 ; 7 ; 3 
0 ; 8 ; 12 ; 13 ; 9 ; 1 ; 3 
0 ; 8 ; 12 ; 13 ; 9 ; 1 ; 5 ; 7 ; 3 
0 ; 8 ; 12 ; 13 ; 15 ; 7 ; 3 
0 ; 8 ; 12 ; 13 ; 15 ; 7 ; 5 ; 1 ; 3
2 ; 6 ; 7 ; 5 ; 1 ; 9 ; 8 ; 10 ; 14 
2 ; 6 ; 7 ; 5 ; 1 ; 9 ; 8 ; 12 ; 13 ; 15 ; 14 
2 ; 6 ; 7 ; 5 ; 1 ; 9 ; 8 ; 12 ; 14 
2 ; 6 ; 7 ; 5 ; 1 ; 9 ; 13 ; 12 ; 8 ; 10 ; 14 
2 ; 6 ; 7 ; 5 ; 1 ; 9 ; 13 ; 12 ; 14 
2 ; 6 ; 7 ; 5 ; 1 ; 9 ; 13 ; 15 ; 14 
2 ; 6 ; 7 ; 5 ; 13 ; 9 ; 8 ; 10 ; 14 
2 ; 6 ; 7 ; 5 ; 13 ; 9 ; 8 ; 12 ; 14 
2 ; 6 ; 7 ; 5 ; 13 ; 12 ; 8 ; 10 ; 14 
2 ; 6 ; 7 ; 5 ; 13 ; 12 ; 14 
2 ; 6 ; 7 ; 5 ; 13 ; 15 ; 14 
2 ; 6 ; 7 ; 15 ; 13 ; 5 ; 1 ; 9 ; 8 ; 10 ; 14 
2 ; 6 ; 7 ; 15 ; 13 ; 5 ; 1 ; 9 ; 8 ; 12 ; 14 
2 ; 6 ; 7 ; 15 ; 13 ; 9 ; 8 ; 10 ; 14 
2 ; 6 ; 7 ; 15 ; 13 ; 9 ; 8 ; 12 ; 14 
2 ; 6 ; 7 ; 15 ; 13 ; 12 ; 8 ; 10 ; 14 
2 ; 6 ; 7 ; 15 ; 13 ; 12 ; 14 
2 ; 6 ; 7 ; 15 ; 14 
2 ; 6 ; 14 
2 ; 10 ; 8 ; 9 ; 1 ; 5 ; 7 ; 6 ; 14 
2 ; 10 ; 8 ; 9 ; 1 ; 5 ; 7 ; 15 ; 13 ; 12 ; 14 
2 ; 10 ; 8 ; 9 ; 1 ; 5 ; 7 ; 15 ; 14 
2 ; 10 ; 8 ; 9 ; 1 ; 5 ; 13 ; 12 ; 14 
2 ; 10 ; 8 ; 9 ; 1 ; 5 ; 13 ; 15 ; 7 ; 6 ; 14 
2 ; 10 ; 8 ; 9 ; 1 ; 5 ; 13 ; 15 ; 14 
2 ; 10 ; 8 ; 9 ; 13 ; 5 ; 7 ; 6 ; 14 
2 ; 10 ; 8 ; 9 ; 13 ; 5 ; 7 ; 15 ; 14 
4 ; 5 ; 1 ; 9 ; 8 ; 10 ; 11 
4 ; 5 ; 1 ; 9 ; 8 ; 12 ; 13 ; 15 ; 11 
4 ; 5 ; 1 ; 9 ; 11 
4 ; 5 ; 1 ; 9 ; 13 ; 12 ; 8 ; 10 ; 11 
4 ; 5 ; 1 ; 9 ; 13 ; 15 ; 11 
4 ; 5 ; 7 ; 15 ; 11 
4 ; 5 ; 7 ; 15 ; 13 ; 9 ; 8 ; 10 ; 11 
4 ; 5 ; 7 ; 15 ; 13 ; 9 ; 11 
4 ; 5 ; 7 ; 15 ; 13 ; 12 ; 8 ; 9 ; 11 
4 ; 5 ; 7 ; 15 ; 13 ; 12 ; 8 ; 10 ; 11 
4 ; 5 ; 13 ; 9 ; 8 ; 10 ; 11 
4 ; 5 ; 13 ; 9 ; 11 
4 ; 5 ; 13 ; 12 ; 8 ; 9 ; 11 
4 ; 5 ; 13 ; 12 ; 8 ; 10 ; 11 
4 ; 5 ; 13 ; 15 ; 11 
4 ; 6 ; 7 ; 5 ; 1 ; 9 ; 8 ; 10 ; 11 
4 ; 6 ; 7 ; 5 ; 1 ; 9 ; 8 ; 12 ; 13 ; 15 ; 11 
4 ; 6 ; 7 ; 5 ; 1 ; 9 ; 11 
4 ; 6 ; 7 ; 5 ; 1 ; 9 ; 13 ; 12 ; 8 ; 10 ; 11 
4 ; 6 ; 7 ; 5 ; 1 ; 9 ; 13 ; 15 ; 11 
4 ; 6 ; 7 ; 5 ; 13 ; 9 ; 8 ; 10 ; 11 
4 ; 6 ; 7 ; 5 ; 13 ; 9 ; 11 
4 ; 6 ; 7 ; 5 ; 13 ; 12 ; 8 ; 9 ; 11 
4 ; 6 ; 7 ; 5 ; 13 ; 12 ; 8 ; 10 ; 11 
4 ; 6 ; 7 ; 5 ; 13 ; 15 ; 11 
4 ; 6 ; 7 ; 15 ; 11 
4 ; 6 ; 7 ; 15 ; 13 ; 5 ; 1 ; 9 ; 8 ; 10 ; 11 
www.intechopen.com
 
Embedded Systems – High Performance Systems, Applications and Projects 
 
28
2 ; 10 ; 8 ; 9 ; 13 ; 12 ; 14 
2 ; 10 ; 8 ; 9 ; 13 ; 15 ; 7 ; 6 ; 14 
2 ; 10 ; 8 ; 9 ; 13 ; 15 ; 14 
2 ; 10 ; 8 ; 12 ; 13 ; 5 ; 7 ; 6 ; 14 
2 ; 10 ; 8 ; 12 ; 13 ; 5 ; 7 ; 15 ; 14 
2 ; 10 ; 8 ; 12 ; 13 ; 9 ; 1 ; 5 ; 7 ; 6 ; 14 
2 ; 10 ; 8 ; 12 ; 13 ; 9 ; 1 ; 5 ; 7 ; 15 ; 14 
2 ; 10 ; 8 ; 12 ; 13 ; 15 ; 7 ; 6 ; 14 
2 ; 10 ; 8 ; 12 ; 13 ; 15 ; 14 
2 ; 10 ; 8 ; 12 ; 14 
2 ; 10 ; 14 
4 ; 6 ; 7 ; 15 ; 13 ; 5 ; 1 ; 9 ; 11 
4 ; 6 ; 7 ; 15 ; 13 ; 9 ; 8 ; 10 ; 11 
4 ; 6 ; 7 ; 15 ; 13 ; 9 ; 11 
4 ; 6 ; 7 ; 15 ; 13 ; 12 ; 8 ; 9 ; 11 
4 ; 6 ; 7 ; 15 ; 13 ; 12 ; 8 ; 10 ; 11 
4 ; 12 ; 8 ; 9 ; 1 ; 5 ; 7 ; 15 ; 11 
4 ; 12 ; 8 ; 9 ; 1 ; 5 ; 13 ; 15 ; 11 
4 ; 12 ; 8 ; 9 ; 11 
4 ; 12 ; 8 ; 9 ; 13 ; 5 ; 7 ; 15 ; 11 
4 ; 12 ; 8 ; 9 ; 13 ; 15 ; 11 
4 ; 12 ; 8 ; 10 ; 11 
4 ; 12 ; 13 ; 5 ; 1 ; 9 ; 8 ; 10 ; 11 
4 ; 12 ; 13 ; 5 ; 1 ; 9 ; 11 
4 ; 12 ; 13 ; 5 ; 7 ; 15 ; 11 
4 ; 12 ; 13 ; 9 ; 1 ; 5 ; 7 ; 15 ; 11 
4 ; 12 ; 13 ; 9 ; 8 ; 10 ; 11 
4 ; 12 ; 13 ; 9 ; 11 
4 ; 12 ; 13 ; 15 ; 7 ; 5 ; 1 ; 9 ; 8 ; 10 ; 11 
4 ; 12 ; 13 ; 15 ; 7 ; 5 ; 1 ; 9 ; 11 
4 ; 12 ; 13 ; 15 ; 11 
Table 1. Sets of simple chains determined by algorithm for the structure from Figure 3. 
 
Fig. 8. An example of network configuration that allows collision-free communication 
between I/O ports. 
 
)0011,0000(Ł )1110,0010(Ł )1011,0100(Ł
0 ; 1 ; 3 2 ; 6 ; 14 
2 ; 10 ; 14 
4 ; 5 ; 1 ; 9 ; 11 
4 ; 5 ; 1 ; 9 ; 13 ; 15 ; 11 
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Table 2. The sets of simple chains without damaged nodes (0111, 1000). 
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Fig. 9. The sets of simple chains without damaged nodes (0111, 1000). 
4. Implementation of the method of determining non-collision paths in 
Windows CE 
The processor network is based on S3C2440 processor on S3C2440SBC board. This is a 32-bit 
RISC processor. It is compatible with the Harvard Architecture model, characterized by 
a separate cache for commands (16KB) and data (16KB). It is equipped in: Memory 
Management Unit and Internal Advanced Microcontroller Bus Architecture. The family 
ARM920T processor is chosen (S3C2440 processor belongs to it), because of the possibility of 
installing Windows Embedded CE operating system on S3C2440SBC board. S3C2440SBC 
board provides a rich set of communication interfaces: three RS-232 interfaces, four USB 2.0 
and one RJ-45 Ethernet. In the developed model of processor network the RS 232 interface is 
used to implement communication between the processor modules while the Ethernet 
interface is used for communication with external elements in relation to the network of 
processors.  
To implement communication through the Ethernet interface the mechanism uses NDIS 
network drivers. Network driver interface specification is implemented in Windows® as 
a library, which defines interfaces between different layers of drivers and separates 
hardware drivers (low level) from upper layer drivers such as transport layer (Phung, 2009). 
NDIS also stores information on the status and parameters of the network drivers including 
indicators for functions, handlers and other values. 
NDIS distinguishes the following types of drivers (see Figure 10): 
 Miniport driver; 
 Intermediate driver; 
 Protocol driver. 
The protocol driver is the highest in the stack of the NDIS driver and at the same time it is 
the lowest located component in an implemented network protocol. The protocol driver  
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Fig. 10. Types of NDIS drivers. 
allocates suitable memory area for the packet, copies data from the application to the 
prepared packet and - by calling the NDIS function - sends it to the network adapter. It also 
creates an interface for incoming data from the network adapter and sends them to the 
application. 
Cooperation with other elements of the system is implemented using ProcolXxx functions, 
which constitute the interface for drivers situated lower in the stack. The protocol driver 
works with situated lower miniport or intermediate drivers in the stack that export a set of 
MiniportXxx functions. Transfer of packets by this driver is realized through the NDIS 
library by calling the appropriate functions. For example, functions NdisSend and 
NdisSendPackets can be used for sending packets. 
The network software architecture with division on software layers is shown in Figure 11 
(Zieliński et al., 2011). 
In the operating system layer it is included a software layer which enables direct access to 
communication interfaces. In the communication software layer the dynamic library (*.dll)  
was realized to make available SEND() and RECIVE() functions. These functions enable 
sending and receiving messages in homogeneous manner - independently of physical 
interface. 
The SEND() function makes it also possible to send broadcast messages that are used for 
broadcasting a new configuration of a degraded network structure. In the "Network 
Reconfiguration software" module the method of simple chains determining is implemented 
which is presented in Section 3. The structure of communication software layer is shown in 
Figure 12. 
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Fig. 11. The Network Software System Architecture. 
Fig. 12. Block diagram of the software communication layer. 
Interface block includes hardware and software components that support a single interface. 
The notion of interface determines both a network card, as well as RS232 or USB 2.0. The 
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number of blocks depends on the number of active interfaces. Identification of the active 
interface is realized at the stage of initial system configuration. 
Write thread performs operations of: data download from main write buffer, adding 
additional information to a data packet and forwarding the package to the interface write 
buffer. Choosing an interface to be used to send a package is realized based on destination 
host ID and Routing Table. 
Read thread performs operations of: data download from the interface read buffer and 
forwarding the data to the Main Read Buffer. Data read is performed after receiving an 
event – “data ready” generated by the handler of thread interface. In the case of a broadcast 
message, this data is copied back to the Main Write Buffer. This allows sending data to other 
network elements. 
5. Conclusions 
Designed method of data paths reconfiguring allows determining parallel data paths in 
degradable hypercube processor network. In view of the searching independent parallel 
data paths transmission in a distributed manner and small computational overhead the 
method may be used in the systems with high performance requirements and due to 
possibility of adapting solutions to the current reliability state also in fault tolerant systems. 
The method was implemented in the experimental 4-dimensional hypercube processor 
network. The photo of this network with running modules is shown in Figure 12. 
 
Fig. 13. The experimental network operating. 
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The appearance of the user interface shown in Figure 14.  The procedure of diagnosing 
comparison method is periodically run in that network. After identifying damaged 
processors the reconfiguration algorithm is run on the set of fault-free processors. Currently, 
are realized adaptive tests of the experimental network model.  Preliminary results of these 
tests show that the diagnostic messages are no more than 10% of all traffic in the network 
and time of the structure reconfiguration does not exceed 100 ms. Further work are directed 
to determine a degradation characteristics of the 4-dimensional hypercube processor 
network. Analytical methods were determined. Sets and images of all non-labeled coherent 
structures of order p  where },...,{ 166p  and the powers of sets of labeled structures was 
determined by analytical methods. On this basis, it will be possible to build software tool to 
determine the cycle of life of such a network. The life cycle of the network can be expressed 
as a probability that the network keeps communication skills between defined sets of I/O 
ports and certain diagnostic properties after damaging the k  processors }),...,{( 101k . 
Knowing degradation characteristics will allow selection of the best exploitation strategies 
of the network.  The strategy consists of selecting the optimal (in the sense of 
communications capabilities, i.e. number of parallel data transmission paths) new working 
network structure and selection of a rational diagnosis method and tests. 
 
Fig. 14. Application User Interface. 
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